banner
home  |  what's new?  |  products  |  custom design  |  download  |  about us  |  contact us

TMFX5 - Universal PMC module with three Xilinx Virtex 4 FPGA's

The TMFX5 is a PCI Mezzanine Card (PMC) designed for fast digital processing systems and is based on Field Programmable Gate Arrays (FPGA Technology). The TMFX5 is an evolution of previous generation Transtech products such as the TMFXx modules.

  • Conforms to IEEE P1386 Common Mezzanine Card standard (CMC)
  • Optional single or dual User Xilinx® Virtex-4 FPGA's in a range LX40-LX160 (FF1148 package)
  • Xilinx® Virtex-II -1000 as System FPGA
  • 64bit 66Mhz PCI implemented as IP core or custom user interface via PMC connectors
  • Local Bus connection to all three FPGA
  • Wide Inner Bus connecting User FPGA
  • Expansion Bus for multi-module systems
  • Two LVDS Buses for direct digital I/O to each User FPGA
  • Optional up to 128 MB dedicated high-speed DDR SDRAM memory for each FPGA
  • On board programmable clock
  • Up to 128Mb FLASH memory for FPGA booting and BIOS implementation
  • On-module DC-DC with output current up to 25A (1,2 V)
  • MS Windows 98/2000/NT/XP and Linux software support

There are three FPGA Virtex devices fitted to the TMFX5 . The primary System Xilinx Virtex-II FPGA is used as a Control block to interface TMFX5 module to the outside world. It can implement a Xilinx PCI-64/66 core or user defined interface. Up to 140 I/O lines are available. Serial PROM is used to configure System FPGA at start up. A wide local bus with up to 120 lines connects the System FPGA with the two other User Virtex-4 devices in the LX40-LX160 family. 128+ shared I/O pins can be used to communicate between the two User FPGA’s and this is described as the Inner Bus. 28 pairs of I/O pins from each FPGA are organized as LVDS Bus 0 and LVDS Bus 1. These busses are routed to edge connectors and can be used for communication between Transtech modules and as additional digital I/O's for each User FPGA. Each User FPGA has 128MBytes of dedicated high-speed DDR SDRAM with a memory data bus width of 32 bits. The FPGA can be booted either from the FLASH memory or through the PCI interface. The FLASH memory can also be used as a BIOS extension. The on-board clock generator is connected to each FPGA. It is fully programmable using the 2-wire serial programming interface. Special differential clock generators with low jitter used to feed Memory and RocketIO. The TMFX5 PCB has enhanced power/ground layers and additional 5V and 3.3V power connectors to ensure current integrity up to 25A (1,2 V) and also allows the TMFX5 to be used in stand-alone mode.

To request technical literature or pricing information, please contact our sales team.

© Copyright 2008 Transtech Parallel Systems Ltd.